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SUMMARY
Radio frequency (RF) filters are one of the key building blocks in modern
microelectronic digital communication systems that use a narrow frequency band
with strong interferers nearby. With the fast advancement of complementary metal
oxide (CMOS) fabrication technology, more and more signal-processing functions are
implemented in the digital domain for a lower cost, lower power consumption, higher
yield, and higher re-configurability. There is always a strong interest in integrating
the RF filters on chip with mainstream deep-submicron CMOS technology. But
nowadays RF filters still remain one of the few off-chip blocks due to the following
main difficulties in integrating RF filters on-chip:
1. High dynamic range (DR) requirement. Since the RF filter is the block right
after/before antenna in receiver/tranmitter path, the DR requirement is usually
very high ( >55 dB). It turns out that the DR requirement is the most important
factor to enable RF filters on-chip.
2. The need for automatic tuning circuits. This is probably the second most
important factor to enable RF filters on-chip.
3. Low-power requirement. This is typically true especially for mobile application.
4. High common mode rejection ratio (CMRR) and power supply rejection ratio
(PSRR) requirements.
The objective of this thesis is to explore the better DR performance of RF filters
using the Q-enhanced LC filter. It takes a divide-and-conquer method by designing
1. A new simple pseudo-differential pair (PDP) for input gm stage. It is the fastest,
high-linearity, low-distortion, and wide-range constant–gm design reported to
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date. This has been applied in the final filter tape-out and has proven to be
effective experimentally.
2. A new tunable discrete inductor (TDL) to achieve two-level inductance with
the same real estate that can be used to expand the filtering frequency range.
This has been verified experimentally.
3. A new tunable discrete capacitor (TDC) to achieve high linearity over wide
terminal voltage swing range. This has been verified through simulation.
4. A new systematic way to achieve synchronized gain, center frequency, and filter-
ing Q tuning capability for Q-enhanced LC filters. It has been verified through
simulation.
In order to verify the concept, a 900 MHz filter is designed and fabricated with
National Semiconductor Company (NSC)’s standard 0.18 µm digital epi–substrate
CMOS technology, and packaged with NSC’s LLP-28. The measurement results show
that with filter Q of 17 at 845 MHz, the 1 dB compression point is measured to be
+4 dBm, IIP3 to be +16 dBm with a peak noise floor of -154 dB/Hz, spurious free
dynamic range (SFDR) to be 71 dB. With filter Q of 70 over a 20 MHz BW, the 1
dB compression point is measured to be -9.5 dBm, IIP3 to be +7 dBm with a peak
noise floor of -141 dB/Hz, SFDR to be 57 over 20 MHz BW. This filter uses between
56 and 60 mA with a power supply of 1.8 V due to the low-Q (Q∼1) of inductor. It
is the RF filter with the highest DR in the published literature. The DR can be even




1.1 Challenges in integrating RF filters on-chip
In the third quarter of 2002, the Nokia 7210, a cell phone consisting of an ensemble of
the newest technologies and leading trends of future cellular phones, was introduced
to the European, African, and Asian markets. While its price is comparable to the
initial price of the Nokia 8310 phone, it is much more powerful with many more
functions added and/or enhanced, as shown in Table 1.
The Nokia 7210 is also a perfect verification of the next-generation wireless system
that was predicted just about a year ago [36], as shown in Table 2.
Table 2 shows the technical implications of these trends. With the highest level of
integration, the future transceiver will eventually look like what is shown in Figure 1.
Also presented in [16] is an illustrative picture of the current transceiver as shown
in Figure 2.
In order to achieve the higher level of integration, first, we can make the whole
transceiver monolithic with BiCMOS (SiGe) technology. Power amplifiers (PAs) made
from SiGe technology were already reported by IBM in January 2002 [19]. In the fu-
ture, high-cost, low-yield GaAs will probably be replaced by SiGe that already has a
comparable transition frequency (fT ) and better thermal reliability. With the rapid
advancement of CMOS fabrication technology, more and more signal-processing func-
tions are implemented in the digital domain for a lower cost, lower power consumption,
higher yield, and higher re-configurability. Hence, the cost and size will be further
reduced. Second, to further improve transceiver integration, the LC tanks associated
1
 
Figure 1: Ultimate single-chip, scaled BiCMOS transceiver with minimum external
components [16]
 
Figure 2: An illustrative picture of current transceiver [16]
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Table 1: Key feature comparisons between Nokia 7210 and 8310 cell phone [41]
Nokia 7210 Nokia 8310
Operating Frequency Tri-Band EGSM 900/1800/1900 Dual band EGSM 900/1800
Weight 83 g 84 g
Size 106 x 45 x 17.5 mm 97 x 43 x 17-19 mm
Standby Time Up to 240h 100 - 350h
Talk Time Up to 4h 2 - 4h
Display 128 x 128 pix 84 x 48 pix
Display Color Color display 4096 colors Black/White
Radio Yes (Stereo) Yes (Mono)
Ringing Tones Polyphonic Sounds Monophonic Tones
GPRS Yes Yes
WAP Browser WAP 1.2.1 WAP 1.2.1
Applications JavaTM No
Multimedia Messaging Yes No
Handsfree Speaker Yes No
with the voltage controlled oscillators (VCOs) are required to be on board. In ad-
dition, those off-chip filters, such as RF prefilter, image rejection filter, and IF filter
that are now basically ceramic or surface acoustic wave (SAW) filters, need to be re-
placed by on-chip filters. That is why there is always a strong interest in integrating
the RF filters on chip with mainstream deep-submicron CMOS technology. The main
difficulties in integrating RF filters on-chip are:
1. High DR requirement. Since RF filter is the block right after/before antenna
Table 2: Demands of future-generation wireless systems [36]
Wireless System Trends Implications for RF/Wireless Products
XHigher Spectral Efficiency XHigher Operating Speed
XHigher Data Rates XHigher Linearity
XCapable of Handing Codes XYes (Mono)
XMulti-standard Interoperability XHigher Levels of Integration
XLow Power, Smaller, and Lighter XSoftware becomes Key
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in receiver/tranmitter path, the DR requirement is usually very high (>55 dB).
This high DR requirement is difficult to achieve due to two reasons. First,
linearization at GHz frequencies becomes very difficult because we cannot use
feedback to improve the distortion. Second, the limited quality factors of on-
chip passive elements available in current CMOS technologies usually require a
lot of active loss compensation that inevitably increases noise. Consequently, it
turns out that the DR requirement is the most important factor to enable RF
filters on-chip.
2. The need for automatic tuning circuits. This is probably the second most
important factor to enable RF filters on-chip. For RF filters, even they are band-
selected, the required Q is still relatively high (typically, 20∼60), which makes
them very sensitive to the process, voltage, and temperature (PVT) variations.
High frequency operation also makes the tuning design very difficult.
3. Low-power requirement. This requirement is true especially for mobile appli-
cations. As more and more functions are integrated, the design is facing more
and more battery life problems. Power management will help, but in general
we would prefer low-power designs for mobile applications.
4. High CMRR and PSRR requirements. As both digital and analog parts are
integrated on the same chip, differential configuration becomes a commonplace
technique to prevent noise coupling which calls upon good CMRR. Good CMRR
can be deteriorated by the shrinking transistor sizes as matching becomes a more
serious problem. Also power supply variation is a big concern due to frequent
switching activities of the digital part. Hence good PSRR is desirable.
This research focuses on RF on-chip band-pass filter (BPF) design with main
target for the highest possible DR with CMOS technology. As we will explain in the
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following chapters, this is achieved by some innovation and the help of looser power
constraints.
1.2 RF BPF architecture
RF filters are mainly used to suppress inter-modulation products due to out-of-band
interferers. Ideally, we would like to design a channel selection BPF. However because
of narrow channel width and high carrier frequency, the resultant filter Q is too high to
achieve or will cost too much. For example, the GSM specification has a 25 MHz band
width with 200 KHz channel width. For an RF carrier frequency at around 950 MHz,
the filter Q should be at least 4750 (= 950 MHz/200 KHz) for just 3 dB attenuation
at channel edges. Now if we design band selection RF filters instead, we will then
have a filter Q at least 38 (=950MHz/25MHz) that is more reasonable. Therefore
we will design RF band selection BPF to attenuate the out-of-band interferers. For
this reason, when we later calculate SFDR, we integrate the noise power spectrum
density (PSD) over the total band width for noise calculation.
By putting a low noise amplifier (LNA) before the RF BPF, we can get better noise
figure (NF), but receivers can be desensitized due to the strong interferers nearby.
If we put the RF BPF first instead, then we will have high NF due to the insertion
loss (IL) of the filter but we will have better rejection of interferers, which is more
important. Therefore, we will assume that the designed RF BPF will immediately
follow the antenna and is in the front of LNA.
In order to select the correct RF BPF architecture, let’s first take a look at the
characteristics of different types of filters shown in Table 3. It is clear that from the
point of view of noise, dynamic range, and power, the Q-enhanced LC filter is the
best candidate for the wireless transceiver RF filter application. Although a Gm-
C filter operating in GHz range was reported recently [55], it is shown [24] that,
compared with the Gm-C filter, the Q-enhanced LC filter roughly has Q0 (inductor’s
5
Table 3: A comparison of different filters [1]
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Q) times less noise and Q0 times more linearity. Hence, a total of Q0
2 improvement
in the dynamic range is seen in addition to a power saving if the same capacitor
values are used. The simplified diagrams for Gm-C filter and Q-enhanced LC filter
are shown in Figure 3. The theoretical derivations for DR performance of Gm-C
filter [28] are illustrated by (1) – (3). Notice that in order to maximize the Gm-C
filter’s DR, we need to pick the transconductances gm1 = gm2 = gm and the capacitors





















RLC Resonator via Gm-C Q-enhanced RLC Resonator 
Figure 3: An illustrative picture of Gm-C filter and Q-enhanced LC filter [28]
where K is the Boltzmann constant, T is the absolute temperature in Kelvin, ξ is the
excess noise factor of the transconductor which typically ranges between 1 and 2, Q










The theoretical derivations for DR performance of Q-enhanced LC filter [44] are
illustrated by (4) – (6). Table 4 shows an experimental performance comparison of
four state-of-the-art RF BPFs published recently, one Gm-C type, three Q-enhanced


















KT (1 + ξ)
(6)






ω0L(1− gmnRP ) , R =
−1
gmn
With the above theoretical and experimental results, we can conclude that:
1. In order to achieve higher DR, we need use Q-enhanced LC filter instead of
Gm-C filter.
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Table 4: Experimental performance comparison of four RF filters
Wu [55] Li [30] Chet [49] Kuhn [27]










Technology 0.35µm CMOS 0.25µm BiC-
MOS
0.25µm CMOS 0.5µm SOS
Die Area 0.2× 0.14 mm2 3.4× 2.1 mm2 1.3× 2.7 mm2 -
Center Fre-
quency
0.4–1.0 GHz 1.882 GHz 2.14 GHz 0.9 GHz
BW 12.5–500 MHz 150 MHz 60 MHz 20 MHz
IL 15 dB 2 dB 0 dB 11 dB Gain
Attenuation - - 24 dB at 1.9
GHz, 27 dB at
2.5 GHz
-
Power 17 mA 18 mA 7 mA 13 mA
VDD 3.0 V 3.0 V 2.5 V 3.0 V




-147 dBm/Hz -156 dBm/Hz -155 dBm/Hz -142 dBm/Hz
SFDR 28 49 56 a 56 b
a3.84MHz BW
b1MHz BW
2. There is not much DR performance difference between higher order Q-enhanced
LC filters and a single LC tank. Therefore, if we don’t care much about the
attenuations in stop-bands, we should start with a simple Q-enhanced LC tank
BPF structure for its simplicity and easy tunability.
3. Power consumption is directly related to the achievable Q of mainly the on-chip
inductor. That is why in addition to higher DR, for lower power consumption,
the three Q-enhanced LC filters shown in Table 4 all avoid the use of an epi-
substrate. Li [30] and Chet [49] use bulk substrate and Kuhn [27] uses SOS.
4. The noise PSDs, when referred to the input side, interesting enough, are all
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comparable to a 1 KΩ resistor which has a PSD of around -155 dBm/Hz at room
temperature. This gives us a benchmark point when we design Q-enhanced LC
filters. For example, as we will show later, based on this observation, it does
not hurt our noise performance much if we simply use a 50Ω resistor for input
matching.
1.3 Research contributions
Based on what we have concluded in Section 1.2, this thesis focuses on a single Q-
enhanced LC tank BPF design to achieve better DR performance. Specifically, it uses
a divide-and-conquer method by designing:
1. A new simple pseudo-differential pair (PDP) for input gm stage. It is the fastest
high-linearity, low-distortion, wide-range, and constant–gm design reported to
date. This has been applied in the final filter tape-out and proven experimen-
tally.
2. A new tunable discrete inductor (TDL) to achieve two-level inductance with
the same real estate that can be used to expand the filtering frequency range.
This has been verified experimentally.
3. A new tunable discrete capacitor (TDC) to achieve high linearity over wide
terminal voltage swing range. This has been verified through simulation.
4. The design of a Q-enhanced LC filter in a new systematic way to achieve syn-
chronized gain, center frequency, and filter Q tuning capability. This has been
verified through simulation.
The fabricated 900 MHz filter, with NSC’s standard 0.18 µm digital epi–substrate
CMOS technology, achieves the highest DR so far even with an inductor Q of just
around 1 compared with a typical value > 8 in the previous published work.
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1.4 Thesis organization
The thesis is organized as follows. In Chapter 2, the new ideas to linearize the input
operational transconductance amplifier (OTA) are illustrated. Since the filtering func-
tion is mainly accomplished by the LC tank, we will talk about the on-chip capacitor
and inductor design in Chapter 3. The new systematic way to achieve synchronized
gain, center frequency, and filter Q tuning capability is explained in Chapter 4 with
two supporting simulated BPFs. The tape-out filter is shown in Chapter 5 with the
measurement results. Chapter 6 concludes this thesis with future work.
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CHAPTER 2
OTA LINEARIZATION TECHNIQUES [31]
The transconductance cell (gm-cell) is one of the most universal building blocks finding
wide applications in the design of amplifiers, LNAs, and filters. It is generally required
to have:
1. High linearity to allow large signal swings, which is the upper limit of dynamic
range.
2. Low noise for good lower limit of dynamic range.
3. No dominant internal poles for high-speed operation capability.
4. Low-power for portable applications.
Among all the above requirements, linearity is probably the most challenging
requirement as the I-V relation of MOS transistor is inherently nonlinear.
In this chapter, we will first review the previous linearization techniques in Sec-
tion 2.1. One new simple way to extend the linearization range by superposing several
shifted copies of existing OTA is presented in Section 2.2. By identifying that at GHz
frequencies only a current differencing method is effective in linearizing the OTA, a
very simple wide-range, low-distortion, and constant-gm building block called PDP
suitable for high-speed applications is presented in Section 2.3. For a 0.18 µm CMOS
typical process, 1.8 V supply, simulation results show that over 1.1 VPP differential
input range, gm variations can be maintained within ±0.15%. At 100 MHz, the total
harmonic distortion (THD) is less than -64 dB; and at 10 GHz, THD < -39 dB. It is
the fastest, wide-range, and low-distortion constant-gm reported to date considering
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that the best performance so far is -61 dB THD up to 20 MHz over 3.6 VPP with 3.3
V supply voltage [9], which was reported in 2002.
2.1 Previous linearization techniques




4. Triode constant gm.
5. Current differencing.
They are explained in more details in the following sections.
2.1.1 Adaptive biasing technique
The adaptive biasing technique [52] is illustrated in Figure 4. The idea is to generate
a biasing current of







(VGS − VT )2 (8)
then






















Figure 4: Simple differential pair gm
 





Figure 6: One example of class-AB gm implementation
2.1.2 Class-AB operation technique
The class-AB operation technique is shown in Figure 5. The key idea is to keep the





(VGS − VT )2 (10)
then
Io = ID1 − ID2 = β
2
(VGS1 + VGS2 − 2VT )Vid (11)
One example of class-AB gm is illustrated in Figure 6 [48]. Another example of
class-AB gm is illustrated in Figure 7 [12].
2.1.3 Source degeneration technique
The key idea of source degeneration is illustrated in Figure 8. The source degeneration
provides a feedback mechanism converting the inherently nonlinear transconductance
of the transistor itself to an equivalent constant gm that is referred to a constant
source degenerated resistor (which, for example, can be a poly resistor with good
voltage and temperature stability). A couple of implementation examples [54] are






































With gain boosting With current feedback 





Figure 10: Triode constant gm example.
2.1.4 Triode constant gm technique
This is based on the observation that when MOS transistor is biased in deep triode
region [46], i.e. if VDS ¿ 2(VGS − VT ), then
ID ≈ µCOX W
L
(VGS − VT )VDS (12)
It is therefore crucial to keep the VDS constant for a constant gm. One example
of triode gm circuit implementation [38] is illustrated in Figure 10.
2.1.5 Current differencing technique
The idea of the current differencing technique [53] [20] is to obtain a linear I-V relation
by canceling the nonlinear terms with current differencing. The best linearity is





Figure 11: The double-MOSFET method for nonlinearity cancellation (a) resistor
pair R (b) equivalent MOS structure
noise) found wide applications in MOSFET-C filter. This is illustrated in Figure 11
[20].
Assuming all the transistors stay in triode, i.e.,
V1, V2 ≤ min[VC1 − VT , VC2 − VT ] (13)
then
IO = I1 − I2 = 1
R












(VC1 − VC2) (15)
Among the above five linearization techniques, the first four usually involve some
form of feedback mechanism or stacking of many transistors. Hence they suffer from
either a limit speed or a limit large signal swing. The best performance reported to
date is -61 dB THD up to 20 MHz [9]. The current differencing method has been
successfully used to generate linear R in MOSFET-C filter applications [20]. Without
using any feedback, it appears to be the only candidate for high-speed OTA design.
However the above current differencing method usually biases the transistors in triode
region hence with a limited voltage swing. In Section 2.3, a new gm-cell inspired by
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Linearized gm Block CMFB Current Steering/Bias 
Figure 12: One copy of linearized gm block (CMOS version)
the EKV model shown in Figure 14 [56] has been designed using current differencing
with all transistors biased in saturation. Before we introduce that, let’s first look at a
new way to extend the linearization range with existent linearization techniques such
as the most popular source degeneration technique in Section 2.2.
2.2 A new linear range extension technique by
superposition
With the existent linearization techniques such as the most popular source degen-
eration technique [25], we can use batteries to shift the center operating points and
superpose them to extend the available linear range of constant-gm. One example




Two Shifted copies of  
linearized gm 
Figure 13: Simulation results to demonstrate the new linear range expansion tech-
nique by superposing three shifted copies of the gm block shown in Figure 12. Now





The main difficulty in implementing this idea is to design very good voltage buffers
and shift these gm copies by a proper amount. None of these tasks are trivial. In
addition, it is obvious that this solution is to trade the linear range with power
and noise performances. In order to solve these problems, more innovations are
needed. It turns out that we can do much better without losing much power and
noise performance with the new PDP circuit that we will cover in Section 2.3.
2.3 Another new linearization technique by cur-
rent differencing
The explanation of MOSFET operating in triode region with EKV model is briefly
summarized in Section 2.3.1 followed by the new gm-cell design presented in Sec-
tion 2.3.2. Theoretical derivation using alpha-power law MOSFET model is presented
in Section 2.3.3 to explain the linearization mechanism of PDP. Simulation results
are given in Section 2.3.4.
2.3.1 Single MOS transconductor
The most simple constant-gm block is a single-MOS transconductor operating in triode
region with constant drain-source voltage as shown in Figure 14 [56]. Using the
EKV MOS transistor model [15], the drain current ID of a strong inversion NMOS
transistor can be represented by the difference between square-law forward current
IF and reverse current IR as shown in (16) with IF and IR given in (17) and (18)
respectively.







(VP − VS)2 VS < VP








(VP − VD)2 VD < VP




Figure 14: Single-MOS transconductor operating in triode region






is the pinch-off voltage, VT0,n
is the threshold voltage, and VG, VD, and VS is the gate, drain, and source voltages
referred to the substrate respectively. Notice that if VG < VT0,n+nVD, then the NMOS
transistor will operate in saturation region with only the IF part, the conventional
Shockley square law model. Otherwise it will operate in triode region with both IF
and IR resulting a gm of βVD which is directly proportional to the variation of VD
indicating unity sensitivity between them, which is very undesirable. To get around
this problem while using the same mechanism to obtain constant-gm, the following
PDP circuit is proposed.
2.3.2 PDP circuit
The proposed new PDP cell is shown in Figure 15. The inductors L are kept there
for a possible RF filter application configuration. A differential structure is used
for common-mode rejection and even harmonic suppression. All transistors have the
same sizes. With VB near supply voltage VDD, input biased at the middle-supply
VDD/2, all transistors stay in strong inversion and saturated, and have almost equal
and close to maximum overdrive voltages. Transistors MF1 and MF2 provide the
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Figure 15: Proposed pseudo-differential pair constant-gm cell
forward current part in (16) that subtracts the reverse current part in (16) from MR1
and MR2. The resulting difference currents are taken from MC1 and MC2. MC1 and
MC2 also act like cascode transistors to isolate the input and output and reduce the
Miller effect for higher speed operation.
2.3.3 Theoretical derivation of PDP circuit
In the late 80’s, Sakurai and Newton found out that due to velocity saturation, Shock-
ley square law model failed to predict MOSFET’s drain saturation voltage and drain
current in the saturation region as the channel length shrunk down to submicron
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values. They invented an alpha-power law MOSFET model and successfully pre-
dicted a more accurate CMOS inverter delay [47]. Almost 9 years later, Bowman et
al. further extended this idea and came up with a physical-based alpha-power law
MOSFET model to include the sub-VT region operation, both vertical and lateral
mobility degradation and velocity saturation, and threshold voltage roll-off [4]. How-
ever Bowman’s model is not very suitable for hand-calculations as it has around 20
parameters. In addition, lots of the parameters are related to the process and are
usually confidential. Therefore, we will restrict our explanation in a general sense
without going too many details. We will explain how the technology scaling helps to
obtain constant-gm and how the PDP achieves a cancelation of the 3rd order output
current harmonics resulting in a constant-gm by proper biasing. We will explain the
tradeoff between the power and linearity and how to design the PDP in general. The
Bowman’s physical alpha-power law MOSFET model in the saturation region (the









µ0COXVD0[VDD − VT − (η/2)VD0]






2VD0[VDD − VT − (η/2)VD0]
VDa[VDD − VT − ηVDa]
)
(21)
One feature of Bowman’s model is that the dependence of carrier velocity on
VGS is jointly described by ID0 and α. When the product of critical electrical field
and channel length ECL becomes larger than the overdrive voltage VGS − VT , the
MOSFET will experience less and less carrier velocity saturation resulting larger ID0
and α. With ECL À VGS−VT , the MOSFET is considered to operate in long-channel
region and α tends to 2 and the Shockley square law applies. If ECL ¿ VGS − VT ,
the MOSFET will experience severe carrier velocity saturation and drain current in
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saturation region will approach a linear dependence of the overdrive voltage VGS−VT
or α will tend to 1 which indicates a constant gm. As a matter of fact, to the first





which is linearly scalable with channel width W.
Intuitively, as α changes from 2 to 1 with the scaling down of technology, the I-V
relation is more linear resulting more constant gm. More rigorously, by examining the
following binomial expansion:







X(α−3)∆x3 + . . .
|∆x| ≤ X
1 ≤ α ≤ 2
(23)
where X represents the DC biasing part, ∆x the signal swing part and the conver-
gence region |∆x| ≤ X physically corresponds to the saturation requirements, two
observations from (23) can be made as α tends to 1 from 2:
1. The higher order terms get smaller, which means a more linear I-V relation, a
desirable feature.
2. The linear term gets smaller resulting a smaller available gm, a undesirable
feature.
Now let’s apply Bowman’s formula and (23) to see how the 3rd order current
harmonics gets canceled in the PDP. For the simplicity of analysis, all transistors
have the same sizes. We will focus on the left leg of the differential structure, i.e.,
MC1, MR1, and MF1 part. First, notice that due to body effect, threshold voltages
of MR1 and MC1 are bigger than that of MF1, which means MF1 will experience
more velocity saturation, i.e. ID0MF1 and αMF1 will be smaller. The exact values can
be calculated using Bowman’s physical formula with the process data and assuming a
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biasing (a good starting point is that assuming that VB is also tied to VDD. The actual
value will be a little smaller.). Second, notice that VS, the source voltage of MR1 and
MC1, is about VDD/2, 0.9 V. The change, ∆VS, will be approximately linear with
the input voltage swing, ∆VIN with a coefficient of around -0.7 for long-channel, -0.5
for short-channel. For first-cut estimation, we can assume ∆VS = −0.6∆VIN . Then
we have,
IDMC1 = IDMF1 − IMR1 (24)
IDMF1 = I
′
D0MF1(VIN − VTMF1 + ∆VIN)αMF1 (25)
IDMR1 = I
′
D0MR1(VB − VS − VTMR1 + 0.6∆VIN)αMR1 (26)
Notice that I ′D0MF1 and I
′
D0MR1 have included the constant terms (1/(VDD − VTMF1)αMF1)
and (1/(VDD − VTMR1)αMR1) for simplicity. Using (23), in order to cancel the 3rd or-














 (VB − VS − VTMR1)(αMR1−3) (27)




− I ′D0MR1αMR1(VB − VS − VTMR1)(αMR1−1)(0.6)
(28)
Notice the subtraction clearly shows a tradeoff between power and linearity. Using
the above equations, with all transistors sized at 27 µm/0.3 µm, VB is calculated to be
1.52 V and gm of 5.7 mS. These values are in good agreement with actual simulation
results of 1.61 V and 4.7 mS. The discrepancy mainly comes from the fact that actual
MR1 suffers less short-channel effect than MC1 due to VB < V DD. Accurate results
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can be obtained via iterations. One key feature of PDP is that its power and available
gm are all linearly scalable with the channel width W. Hence it is only necessary to
design VB once via a DC sweep, then scale the sizes to obtain the desired gm. Another
tradeoff of this PDP design is poor CMRR/PSRR v.s. high linearity as there are no
head and tail current sources. Also constant-gm biasing circuitry is a must for the
PDP.
2.3.4 Simulation results of PDP circuit
The PDP cell has been simulated with NSC’s 0.18 µm standard digital CMOS process
using Cadence spectreS simulation tool. With VDD = 1.8 V, the inputs are biased
at 0.9 V. Instead of comparing performances with [9] at frequencies up to 20 MHz
(the upper capability limit of [9] with THD < -61 dB) as the results are already
exceptionally good, the PDP is intended to operate at GHz range while having com-
parable performances. With the same power constraints, all transistors are sized
at 27 µm/0.3 µm resulting a gm of 4.696 mS. Minimum channel length 0.18µm is
avoided for better matching while keeping the high speed. Considering that conven-
tional cascode gm-cells are commonly used for RF applications such as LNA designs,
it is worthwhile to compare the performances of the PDP and the cascode gm-cells
with the same gm values. Notice that the PDP becomes conventional cascode if VB
is biased at low supply. Through a DC sweep, VB is determined to be 1.61 V as
shown in the 1st plot of Figure 16. Notice that the gm variation is -0.3% over 1.1
VPP differential input for the PDP while -14.7% for the cascode. From the 2nd plot
of Figure 16, the mechanism of generating constant-gm through subtraction of two
alpha-power-law current is quite obvious. On the same plot, cascode current is also
plotted to show their curvature differences. AC simulation shown in the 3rd plot of
Figure 16 indicates that both the PDP and the cascode can operate up to 10 GHz
with only 10% gm drop. THD results for 1.1 VPP differential input at 0.1, 1, and 10
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Table 5: Comparison of various constant-gm techniques and PDP
Ref. Tech. VDD Power Input Sig. Freq. THD
[9] 0.35 µm 3.3 V 10.56 mW 3.6 VPP 20 MHz -61 dB
This work 0.18 µm 1.8 V 10.77 mW 1.1 VPP
100 MHz -64 dB
1 GHz -48 dB
10 GHz -39 dB
Cascode 0.18 µm 1.8 V 6.27 mW 1.1 VPP
100 MHz -38 dB
1 GHz -37 dB
10 GHz -36 dB



















GHz are shown in the 4th plot of Figure 16. They are obtained through a 100-cycle
transient analysis to make sure all transients die out. Notice that the cascode THD is
not very sensitive to the frequencies while the PDP apparently excels below 10 GHz
with up to 26 dB more THD at 100 MHz. The main performances are tabulated in
Table 5. The PDP performances under process variation are tabulated in Table 6.
These simulation results indicate that the PDP’s performances are not very sensitive
to process variations.
2.4 Summary
In this chapter, we have first reviewed the previous OTA linearization techniques





Figure 16: DC sweep (plot 1), DC simulation (plot 2), AC simulation (plot 3), and
THD transient simulation (plot 4) results of PDP and conventional cascode gm cell
with the same gm values
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in linearizing the OTA. Based on the current differencing idea, we have presented a
very simple wide-range, low-distortion, and constant-gm building block called PDP





3.1.1 Introduction to on-chip inductors
Since the introduction of the Si spiral inductor and its successful applications in
LC filters operating in gigahertz range in 1990 [39], significant research has been
done to better model and understand the loss mechanism, and thus enhance the Q
of on-chip inductor. Among available CAD tools for inductor design, Analysis and
Simulation of Inductors and Transformer for Integrated Circuits (ASITIC) [40] turns
out to be one of the more up-to-data, accurate, and convenient tools to help the
designer to obtain the layout and relevant electrical parameters for a particular value
of inductance with a given technology. It generates the following widely accepted
lumped pi-model at the given frequency as shown in Figure 17, which can serve as
an analytical model for the first-cut design. It is worth emphasizing that all these
parameters are frequency dependent. Hence, this compact model is best suitable for
narrow band applications [40].
The various loss mechanisms associated with inductors on Si are illustrated in
Figure 18.
Common practices/important results to get a better quality of inductor are sum-
marized below and they are all related to the reduction of some losses shown in
Figure 18.
1. To reduce series resistance, circle- or octagon-shaped instead of square-shaped
inductors [7] can be used. Line spacing should be kept to the minimum allowed
by technology for more effective series loss reduction than by widening the
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Figure 17: Top view of an on-chip spiral inductor and its physical model [49].
 
Figure 18: Various loss mechanisms presented in an IC process [40].
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line [7] [57]. Low-resistivity metals such as copper can be used. To reduce the
magnetically induced part of the series resistance, tapered structures [33] and
hollow coils [10] can be used.
2. A patterned ground shield (PGS) [57] can be used to reduce the substrate
electrical coupling between two adjacent inductors. It turns out [51] that center
ground shield (CGS) works better in terms of improving the inductor’s Q. One
example of such layout is shown in Figure 19.
3. For differential circuit applications, symmetric structures [26] [11] can be used
for better Q, higher self-resonate frequency (SRF), and less area. One example
for such configuration is shown in Figure 20.
4. To get symmetric leg parameters in the pi-model of Figure 17, a symmetric
structure for a single inductor can be used [40].
5. The metals can be put furthest away from the substrate to reduce the substrate
coupling capacitance. Suspended inductors [8] [21] or surface micromachined
solenoid inductors [23] can be used to eliminate the substrate loss and electrical
coupling. A stacked structure can be used to reduce the substrate coupling
capacitance and increase SRF and available inductance for the same area [35]
[58].
6. Multilevel-spiral (MLS) inductors either in series or a parallel connection can
be used to enhance the Q [6] [40]. To reduce the cost, it is preferable to use in-
ductors without any post-process technologies. One example of shunting metal
5 and 4 for type B connection in Figure 20 is shown in Figure 21.
The above common practices provide us the design guidelines to get a high Q
inductor. In order to make the LC tank tunable, i.e., make it resonate at different
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Figure 21: Inductor formed by shunting Metal 5 and 4 for type B connection in
Figure 20.
36
to use variable capacitance as it is much easier to control the electrical field than
magnetic field on-chip. However, it would be very desirable to make the inductance
also tunable especially for a very wide frequency tuning capability. For example,
suppose that we want to design (very ambitiously) a universal RF BPF to cover
all cell phone and wireless date communication frequencies from GSM to HiperLAN
shown in Figure 22, then for 1 nH fixed inductance, the capacitance needs to be tuned
from ∼0.76 pF t0 ∼34.4 pF to cover the center frequency ranging from ∼858 MHz
to ∼5.77 GHz. Now, suppose that we do not care much about linearity, quality etc
and only care about the capacitance density, so we can use the gate capacitance. For
a 0.18 µm CMOS technology, the gate capacitance density is usually on the order of
8 fF/µm2. Therefore, a 34.4 pF capacitor will take about 4300 µm2! To save silicon
area and expand the LC tank’s frequency tunability, the tunable discrete inductance
design is presented in the next section.
3.1.2 A New Tunable Discrete Inductor (TDL) Design
The tunable discrete inductance design is based on the following simple transformer
idea shown in Figure 23. The equivalent inductance is taken from the primary side
and the secondary side is switchable. As we can see from the simplified model of
transformer, when the switch is open, we get L1 inductance, i.e., the secondary side
has no effect. When the switch is closed, by Lenz’s law, the secondary side will
generate a counteracting magnetic field to that of the primary side, resulting an
equivalent inductance of about L1−M if L2 ≈ M .
The layout for the TDL test structure is shown in Figure 24 with the switch part
zoomed in and shown in Figure 25. The primary side is identical to the inductor
that we have designed in the previous section. It uses metal 5. The secondary side
is simply one turn of metal 2 with a switch implemented by a MOS transistor. The
























Figure 22: A universal RF BPF to cover all cell-phone and wireless date commu-




Figure 23: Transformer idea for the tunable discrete inductor design.
1. Small resistance for less loss and stronger counteracting magnetic field. This
can be done by increasing the switch’s W/L ratio by using the smallest channel
length and multi-finger structure. In the layout example shown in Figure 25,
the W/L is about 3600, resulting a resistance less than 1 Ω.
2. High-linearity for linear mutual inductive coupling. This can be achieved by
putting the switch in the neutral point of secondary side as shown in Figure 24.
3. Non-floating secondary side to enable the switch to operate properly. This can
be done by connecting the other neutral point opposite to the switch with the
ground.
The fabricated TDL die microphotograph is shown in Figure 26. It is measured
by a on-wafer probing setup. The equipment used are listed below:
1. Cascade probe station – summit 9000
2. ACP50/150 GSG-150probes
3. RF cables upto 50GHz















































































Figure 25: Switch layout for the tunable discrete inductor design.
41
Figure 26: Die microphotograph for the tunable discrete inductor design.
5. Die photo taken by WinTV32
6. VNA - HP8510C
The s-parameter plots after LRRM calibration are shown in Figure 27. From these
plots, we find that s11 and s22 are well below -70 dB and s12 and s21 are well within
±0.002 dB, indicating that we have obtained an excellent calibration. Therefore we
can move on to the on-wafer probing measurements. The measurement results are
shown in Figure 28. It is obvious that the inductance is indeed reduced by about a






Figure 27: LRRM calibration results for on-wafer probing test.
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(a) VG=VDD, switch is on 
 
 
(b) VG=GND, switch is off 
 




3.2.1 Introduction to on-chip capacitors
On-chip capacitors include both fixed capacitors and variable capacitors (i.e. varac-
tors). For the on-chip fixed capacitors, Q, capacitance/area ratio, and linearity are
the most important parameters. Other parameters such as voltage and temperature
coefficients etc will also become important in some special applications. Parasitic
capacitances from both terminals of the desired capacitance to the ac ground are also
something that we need to be aware of when doing the design. For the varactors,
there are two more important parameters: Cmax/Cmin ratio (the tuning range) and
KV C,max/KV C,min (the tuning linearity with the control voltage).
Fixed capacitors can be implemented by either MOS capacitors (polysilicon-oxide-
polysilicon/poly-poly, poly-to-n-well, etc.) or metal-insulator-metal (MIM) capaci-
tors. MIM capacitors include the conventional MIM capacitors, the standard horizontal-
parallel-plate (HPP) structure capacitors, the vertical-parallel-plate (VPP) struc-
ture capacitors, and the vertical-bar (VB) structure capacitors. Generally speak-
ing [5,6,18], MOS capacitors, especially the poly-poly, suffer much lower Q but have
higher density. They are typically used for power supply ripple by-passing and appli-
cations where the area is more important or the operating frequency is low. MIMs,
on the other hand, have the highest Q but lower density. The VPPs and VBs have
comparable Q and ∼ 20% higher density, better matching, and higher SRF than the
conventional MIMs and HPPs [3]. An EM simulator has to be used to design those
MIM capacitors due to the lack of closed-form formula.
To achieve higher Q, varactors using electrons as major carriers are preferred.
This leads to the following three main CMOS-compatible varactor structures:
1. The p-n junction diode (for example, p+-to-n-well).
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2. The NMOS-based capacitor operated in inversion mode only (I-mode NMOS-
based varactor). It has a monotonic C-V relation.
3. The NMOS-based capacitor operated in accumulation mode only (A-mode NMOS-
based varactor). It also has a monotonic C-V relation.
They are illustrated in Figure 29.
In addition to the above three varactors using electrons as major carriers, the I-
mode PMOS-based varactor, even with less Q due to using holes as major carriers, is
still another popular choice. This is because we can get an extra control by changing
the NWELL biasing voltage in the NWELL technology. Also the NWELL of PMOS
provides some shielding, which is desirable in the mixed-signal design.
Performance comparison of these types of varactors can be found in [42] [45]. From
the experimental data, the following observations are formed:
1. The p+-to-n-well junction varactor has the highest Q; even with 0.5-µm tech-
nology, a Q higher than 100 is achievable. For a MOS capacitor based varactor,
the Q is typically less than 50.
2. On the other hand, the p+-to-n-well junction varactor has the lowest Cmax/Cmin
ratio, typically less than 2. Hence, it has the smallest tuning range. MOS
capacitor-based varactors usually can have a Cmax/Cmin larger than 2, even 3
possibly.
3. For linearity, a MOS capacitor-based varactor usually has much larger KV C,max/KV C,min
than a junction diode varactor and hence less linear frequency tuning charac-
teristic.
This section is organized as follows. The measurement results for a fabricated 1 pF
CPP is presented in Section 3.2.2. The new TDC idea is presented in Section 3.2.3.
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(a) P+-to-n-well junction varactor 
(b) Standard mode NMOS 
(c) Accumulation mode NMOS 
Figure 29: Three types of varactors using electrons as major carriers
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Figure 30: Die microphotograph for a fabricated 1 pF CPP.
3.2.2 Poly-poly capacitors
The die microphotograph for a fabricated 1 pF CPP is shown in Figure 30. The
electrical model with lumped elements and the extracted values are shown in Fig-
ure 31. The measured s-parameter before and after two-step deembedding and the
s-parameter from the extracted electrical model are shown in Figure 32 (only s22
included, the others have the same similarities.).
It can be seen from the above results that the CPP is very well simulated in
Cadence and easy to design with a good tolerance. The bottom plate of CPP usually
has an around 12% parasitic capacitance while the top plate’s parasitic capacitance
is usually negligible.
3.2.3 Tunable Discrete Capacitor (TDC) using I-mode varactors
One copy of TDC is illustrated in Figure 33. The key idea is instead of operating
I-mode PMOS based varactor in the middle sharp continuous range, we bias it in a
way that only uses the on- and off-state. Consequently, a two-level capacitance is




 RS 12.1439 Ohms 
LS 17.3573 pH 
CS 1.0207 pF 
RP1 2.6331 KOhms 
CP1 113.7356 fF 
RP2 578.7842 KOhms 
CP2 2.0942 fF 
 
 





Figure 32: The s-parameter plots for the measured s-parameter before and after
two-step deembedding and the s-parameter of the extracted lumped electrical model
for the fabricated 1 pF CPP
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The new designs here are:
(1) Two DC biasing voltage V S1 and V S2 are connected through four 1 MΩ
n-well resistors to the four I-mode varactors to compensate the threshold voltages
needed to form inversion layers. I.e. V S1 and V S2 shift the sharp transition region
to the middle of rail-rail voltage.
(2) Four high-linearity, equal-value, fixed capacitors are connected in series with
the I-mode varactors to further expand the allowable signal swing.
(3) Q ctl1 and Q ctl1Bar are two complementary digital control signals either
0V or 1.8V . They are converted to smaller two-level digital voltages, either 0.35V
or 1.45V via the inverter+diode-connected active loads. This ensures that TDC is
biased at the middle voltage of each capacitance level, hence allows the maximum ac
swing.
(4) We use two complementary copies by flipping the G/DS connections of I-mode
varactors to compensate the small capacitance variation slope mainly due to the gate
depletion width changes, hence an improved linearity is achieved during ac signal
swing.
Figure 34 shows the simulation results of 3-bit TDC design. Both ac and transient
simulation reveal a similar behavior. In reality, there will be some variations due to
finite Q of each element.
3.3 Summary
In this chapter, we first present the common practices for high Q inductor design.
Then a new idea to design tunable discrete inductor is explained with measurement
results. The later half of this chapter is devoted to the on-chip capacitors includ-
ing both fixed and variable capacitors. One poly-poly capacitor is fabricated and











 Figure 34: Simulation Results of TDC.
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CHAPTER 4
CMOS RF ON-CHIP FILTERS USING ONE
Q-ENHANCED LC TANK [32]
As we have explained in Chapter 1, in order to replace those off-chip RF filters while
having an acceptable DR performance, we need use Q-enhanced LC filters instead
of the Gm-C filters due to the passive inductor’s energy-storage capability instead
of active inductor’s energy-dissipation property. Generally speaking, with inductor’s
quality factor to be Q0, Q-enhanced LC filters can have an up to Q
2
0 times better DR
than Gm-C filters.
Since the first use of on-chip inductor for RF LC filters design [39], consistent
efforts have been found [13, 30, 37, 49] to improve LC filters’ performance. Theoret-
ically [27], an LC filter can achieve a comparable DR performance as the current








where Q is the desired filter quality factor, Q0 is the achievable inductor quality
factor, F is the noise factor, G is the power gain, and γ is the noise parameter.
In reality, due to the nonlinearity introduced by the negative resistance for loss
compensation, the varactor for frequency tuning, and the input OTA for gain control,
the P1dB is usually limited to only -10 dBm or so with deep-submicron technologies.
This not-so-good linearity basically limits the DR.
In this chapter, a divide-and-conquer method is presented to improve the overall
system linearity while keeping the high dynamic range based on the overall system




Figure 35: Overall filter system with Q-enhanced LC tank.
tank BPF is introduced in Section 4.1 to provide some design guidelines. Second, the
building blocks are described in Section 4.2. Last, two simulation cases corresponding
to the lowest-end and highest-end frequency of the wireless and data communication
standards [43] are presented in Section 4.3 to verify the performance and frequency
handling capability of the new design.
4.1 Theoretical analysis of one Q-enhanced LC
tank BPF
In order to simplify the analysis, we will first present in Section 4.1.1 the simplified
model for one Q-enhanced LC tank BPF used in our derivations.
4.1.1 Simplified model for one Q-enhanced LC tank BPF
With the narrow-band equivalent models for on-chip inductor (for example, differen-
tial structure, octagonal shape with center tap ac ground) and capacitor (poly-poly
capacitor) introduced in Chapter 3 and conversion between series and parallel RLC
networks [29], the following simplified narrow-band model for LC tank can be ob-
tained as shown in Figure 36.
And using a simple negative resistor resulting from the gm-based negative resis-
tance generation mechanism and a simple Gm for input OTA, we can get the following
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Figure 36: Simplified narrow-band model for LC tank.
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Figure 37: Simplified model for one Q-enhanced LC tank BPF.
simplified model for one Q-enhanced LC Tank BPF as shown in Figure 37.
4.1.2 Ideal parallel compensation of LC tank without center frequency
shifting
The simple LC tank with parallel loss compensation by RN is shown in Figure 38.
Inductor L’s loss is modeled by a simple series resistor RL. The objective here is to
achieve a quality factor of Q at resonant frequency ω0. The voltage transfer function is
given in (30). There are two requirements or knowns (the desired resonant frequency
and Q) and two control variables or unknowns (negative resistance RN for Q and
either reduced inductance or capacitance for ω0), so the solution is unique. The two
methods are illustrated in Figure 39 and the corresponding solutions are given in
Table 7. A simple example with L of 5 nH, RL of 5.5386 Ω, and C of 5.9568 pF is



























4.1.3 Sensitivity analysis and synchronous tuning of f0, gain, and Q
Synchronous tuning of f0, gain, and Q means that when the filter Q is digitally tuned
to meet different selectivity/DR [27] requirements by changing gmN (= −1/RN) for a
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Figure 38: Simple LC tank with parallel compensation.
  








Figure 39: Two parallel compensation methods for simple LC tank.
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Figure 40: Simulation results to verify the two parallel compensation methods.
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Table 7: Two Solutions for Parallel Compensation.

















RN−RL CN = C
(RN−RL)
RN
− C = −C RL
RN
given gmP (= 1/RP ) of equivalent LC tank loss, the center frequency should not drift
and the gain should also be kept constant.
By observing some simple relations (31) and (34) among Q, gain, and tunable
variables, such as Gm of input OTA and gmN of negative resistance, we can derive




gmP − gmN (31)
we have:
SQgmN = −SgmP−gmNgmN =
gmN












gmP − gmN (33)
we have:
Gm = gmP − gmN (34)
i.e. Gm is inverse proportional to gmN . And
SGaingmN = −SgmP−gmNgmN =
gmN
gmP − gmN (35)
The graphic illustrations of filter Q and sensitivity of Q v.s. gmN are shown in
Figure 41. These transcendental relationships intuitively explain:
1. Why the 1-dB gain compression point is inversely proportional to the filter Q.
2. Why the tuning at high filter Q is very difficult.
3. Why the high Q filter is prone to oscillation. etc.
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Figure 41: Filter Q and sensitivity of filter Q v.s. gmN of -R.
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The inverse proportional relation between Gm of the input OTA and gmN of loss
compensation negative resistance can be implemented via some inverters between
their controlling signals. For example, suppose that gmN is decreased for lower Q,
then Gm should be increased to keep the gain constant. The center frequency shifting
is mainly due to switching in and out some gmN cells when we tune the filter Q.
This can be compensated by adding a corresponding amount of capacitance, which,
for example, can be the new wide-range and high-linear TDC circuit introduced in
Chapter 3.2.3. In this way, we can achieve the synchronized coarse tuning of f0, gain,
and Q. The fine tuning can be done in the following steps by considering the weak
interaction among f0, gain, Q, and the control variables such as Gm and gmN :
1. Tune C for f0 fine tuning. This can be done using a phase locked loop (PLL).
2. Tune gmN for fine filter Q tuning. The Q can be detected using some shape
detector circuit that helps to control the gmN .
3. Tune Gm for fine gain tuning. The gain can be detected with some peak detector
circuit that helps to control the Gm.
4.1.4 Noise analysis
The simplified circuit for noise analysis of one Q-enhanced LC tank BPF is shown in
Figure 42. Using the thermal noise model for both MOS transistor and resistor and
flicker noise model for transistor [2], we can calculate the total input-referred noise
in (36). Notice that the thermal noise is in a form of kT/C, which indicates that








































Figure 42: Simplified circuit for noise analysis.
The noise spectrum for the MOS transistors used in this project can be obtained
via some simple simulation circuits. It is shown in Figure 43.
Using the curve-fit toolbox available in MATLABr, we can extract the noise
parameters as illustrated in Figure 44. The extracted noise parameters for the NMOS
are as follows:
η ≈ 1.29 (37)
n ≈ 0.7794 (38)
KFN ≈ 3.8895× 10−26 ∼ C2/M2 (39)
A MATLABr script is written with the above parameters and the total input-
referred noise formula in (36) to predict the circuit’s noise performance, which, not
surprisingly, is usually within 2% error compared with what Cadence simulates.
4.1.5 P1dB analysis
The simplified circuit for 1 dB compression point analysis of one Q-enhanced LC tank
BPF is shown in Figure 45.
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Curve Fitted Eq. : i
n
2 = a/fb 
For NMOS: 
a = 5.07e-15
b = -0.7794 
For PMOS:
a = 6.085e-15
b = -0.9509 
Figure 44: Curve-fit for nMOS flicker noise parameters extraction.
 
Figure 45: Simplified circuit for 1 dB compression point analysis.
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Where:
RPN = (−RN)//RP = RNRP
(RN −RP ) (40)
R′PN = (−(RN + ∆RN))//RP
= RPN
RNRP






By neglecting the non-linearity from the input OTA, tank C, and output buffer, we































For a filter Q of 45 at 900 MHz, with inductor Q of 5, the P1dB can be calculated
to be ∼ 1.35%, indicating a very stringent linearity requirement on the negative
resistance.
4.1.6 HD3 and mismatch analysis
Using square-law model and assuming a conventional cascode input OTA, we can
calculate the HD3 in (43). The input-referred offset due to the mismatch is given in
(44). It is clear that there is a tradeoff between HD3 and mismatch. For example,
larger overdrive results in lower distortion but higher offset. Mismatch is important
because it
1. Creates DC offsets,
2. Reduces the CMRR, and
3. Deteriorates the even order harmonic distortion suppression.
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Also because of the random nature of the mismatch, the offset can be treated as a
very low frequency noise. Hence any offset cancelation technique will also reduce the





























+ ∆V 2T (44)
4.2 Building blocks of one Q-enhanced LC tank
BPF
Refer to the overall filter system using one Q-enhanced LC tank shown in Figure 35,
the LC tank model has already been explained in Section 4.1.1. The TDC is presented
in Section 3.2.3. In Section 4.2.1, the tunable PDP for input OTA along with the
input matching and biasing will be presented. The tunable negative resistor will be
explained in Section 4.2.2. And finally in Section 4.2.3, the design considerations and
effects of output buffer are explained.
4.2.1 Tunable PDP design
One copy of PDP is illustrated in Figure 15. The key idea is to enhance the linearity
without using feedback for high speed. The highlighted operating principles are:
1. Two cascode transistors MC1 and MC2 are used for I/O isolation.
2. Two additional transistors MR1 and MR2 are biased such that they absorb
most of the nonlinearity of the two input transistors MF1 and MF2. The
resulting difference linear currents are taken from output transistors MC1 and
MC2.
3. MF1 and MF2 are biased at the middle of rail-rail voltages and gates of MC1
and MC2 are tied to VDD that allows the maximum overdrive for minimum
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HD3.
One advantage of this cell is a linear relationship between power and W/L and be-
tween available gm and W/L while the biasing voltage remains constant. Hence both
power and available gm are linearly scalable with W/L. Based on this observation,
the 3-bit digital tunable PDP can be designed as shown in Figure 46.
In Figure 46, Part 1 is for matching and biasing. A simple linear polysilicon 50
Ω resistor is used for matching instead of inductive source degeneration (ISD) for the
following reasons:
1. ISD matching uses more silicon area. That is obvious as on-chip inductors take
more silicon area.
2. The inductors used in ISD matching generate magnetic flux, causing more in-
ductive coupling with the other parts of the chip.
3. ISD matching is frequency dependent matching. That is because the real input
equivalent 50 Ω is generated from the source inductance, which is frequency
dependent. However, 50 Ω resistor is inherently broadband. In addition, for
any resistance between ∼ 26Ω and ∼ 96Ω, we can get a return loss (RL) better
than 10 dB. This wide resistance range usually covers any PVT variation of the
50 Ω poly-resistor.
4. For low frequency application such as GSM-900 MHz, huge gate inductance is
needed in ISD matching. This is mainly due to the smaller gate capacitance
desired for higher fT hence better NF.
5. 50 Ω resistor simply contributes negligible noise considering that its noise floor
is only -168 dBm/Hz and RF filter noise peak PSD is usually close to that of a
1 KΩ resistor, -155 dBm/Hz.
6. ISD matching design is more complicated.
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Figure 47: Constant-gm biasing circuits for input OTA
The DC biasing part provides extra high-pass filtering to assist the overall low-
frequency attenuation as the LC tank alone has a low-pass peaking response. Part
2 generates a fixed amount of Gm. Part 3 provides a small amount of continuously
tuned Gm. It is meant to be small as the linearity is not as good as PDP. Part 4,
5, and 6 are the 3-bit digitally tuned Gm blocks. The W/L is tuned for linear Gm
changes instead of the current.
To make sure that the Gm is invariant to the PVT variations, a constant-gm
biasing circuit [22] [34] is used as illustrated in Figure 47.
Between voltage controlled oscillator (VCO) and phase frequency detector (PFD),
we can add an level shifter and an inverter to convert the differential-ended input to
single-ended output with a sharp transition and a near 50% duty cycle. The circuit






Figure 48: Level shifter + INV in constant-gm biasing circuits
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4.2.2 Tunable negative resistance design
The negative resistance circuit is shown in Figure 49. It is based on cross-coupled
transistors. Part 1 generates a fixed amount of -gm. Part 2 provides a small amount
of continuously tuned -gm. Part 3, 4, and 5 are the 3-bit digitally tuned -gm blocks.
Instead of using a level shifter [27], maximum overdrive is used to minimize its HD3.
Also, if we tie the G/D of cross-coupled transistors to the LC tank terminals, the
G/D capacitance can be absorbed into the tank enabling fastest speed. Again, the
W/L is tuned for linear -gm changes instead of the current.
4.2.3 Output buffer
The output buffer circuit is shown in Figure 50. It is based on the simple source
follower. The design considerations are as follows:
1. It should match to 25Ω.
2. It should be biased to provide maximum output voltage swing.
3. It should be fast enough for the high frequency application.
4. It should have a separate power supply due to its large current consumption.
So it will not disturb the other circuits.
Buffers effects on the circuit performance are summarized below.
1. Since it matches to 25 Ω transmission line connected to off-chip balun’s differ-
ential side, the follower transistor generates an equivalent noise to 25 Ω resistor.
2. Noise from the biasing current source is directly added to output.
3. Source follower does introduce some distortion due to body effect and channel
length modulation.




   










Figure 50: Output buffer.
Therefore, what we measure after this output buffer are conservative numbers for
both linearity and noise performance of the filter itself.
4.3 Simulation results of one Q-enhanced LC tank
BPF
Putting together all building blocks introduced in previous sections, we have the
circuit for one Q-enhanced LC tank BPF that will be used in the Cadence simulation.
For lucidity, only the core schematic is shown in Figure 51.
As explained in Section 4.1.1, the tank inductor can be simply modeled as a serial
inductor and resistor. With the neutral point of the inductor connected to the power
supply, we can get a voltage swing above AVDD, resulting a larger available linearity
range. Also the inductor can provide some PSR. PSR can be improved further if
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Figure 51: Core part of one Q-enhanced LC tank BPF.
the tank capacitor is connected in the way shown in Figure 51. As basically, if
we look down from the power supply, the L and C form a ladder to short out the
supply ripples. The loss compensation is implemented by a conventional cross-coupled
negative resistor (MNR1,2) switched in and out by the inverter (MINV P,N) with a much
stronger pull-down [27]. In this case, almost all supply voltage can be used to generate
the negative resistance, resulting in better HD3 as the HD3 is inverse proportional
to the applied overdrive squared. For a given inductance, smaller Q0 means larger
RL hence larger DC voltage drop, resulting in smaller overdrive voltage available to
MNR1,2, hence worse linearity. Also to achieve the desired Q, we need more negative
resistance, hence more power and noise from negative resistor, which basically makes
everything worse. Now suppose for a given Q0, refer to Figure 37, if we pick the
inductor k times larger, kL, then we will have kRP , therefore more DC voltage drop
and worse HD3. On the other hand, by observing
Q0
Q
= 1− gmNRP (45)
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we will have gmN/k, hence lower power and noise from negative resistance. How-
ever, the tank capacitor now becomes C/k. And due to kRPN the input Gm will
become Gm/k (hence lower power requirement from input OTA). To keep the gain
constant, using (36) for thermal noise, we find that the thermal noise gets k times
larger. Flicker noise will also be k times bigger due to k times smaller required sizes
of Gm and gmN . Therefore, we conclude that, for given Q0, larger inductance results
in lower power but higher noise performance and worse linearity. Other disadvan-
tages of larger inductor are its lower SRF and lower Q0. However making full use
of the power supply to generate negative resistance does make it vulnerable to PVT
variations. Consequently, it requires tuning circuitry.
In order to verify the synchronous tuning idea presented in Section 4.1.3 by sim-
ulation, the input OTA is replaced by the 3-bit PDP presented in Section 4.2.1; the
negative resistor is replaced by the 3-bit negative resistance presented in Section 4.2.2;
and the 3-bit TDC introduced in Section 3.2.3 is added in parallel with the tank C
for f0 shifting.
For the common digital cellular telephone and wireless data communication appli-
cations [43], the lowest frequency is about 900 MHz (GSM) and the highest frequency
is about 5.775 GHz (HiperLAN/2). Therefore, two independent filters, one centered
at the lowest frequency with 4nH inductor and the other centered at the highest fre-
quency with 1nH inductor (both have an inductor Q of 5, assuming that either bulk
substrate or SOI technology is available for simulation), are designed to verify the
frequency handling capability of this design.
The AC simulation results for 5.775 GHz filter without and with synchronized
tuning are shown in Figure 52. Figure 53 shows a more detailed plot of the AC
response for 5.775 GHz filter with 3-bit synchronized tuning. Figure 54 shows the
power, P1dB, input referred in-band noise, and 1 dB DR performance for 5.775 GHz
filter with 3-bit synchronized tuning.
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Figure 53: AC response for 5.775GHz filter with 3-bit synchronized tuning.
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Figure 54: DR simulation for 5.775GHz filter with 3-bit synchronized tuning.
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It can be seen from Figure 52 that without synchronized tuning, the gain varies by
19 dB and the center frequency varies by 154 MHz or ∼3%; while with synchronized
tuning, the gain varies by 0.1 dB and the center frequency varies by 17 MHz or 0.3%.
Similarly, for 900 MHz, without synchronized tuning, the gain varies by 18 dB and
the center frequency varies by 16 MHz or ∼2%; while with synchronized tuning, the
gain varies by 0.14 dB and the center frequency varies by 0.25 MHz or 0.03%. The
detailed simulation results for 5.775 GHz BPF with synchronized tuning are listed in
Table 8. The detailed simulation results for 900 MHz BPF with synchronized tuning
are listed in Table 9.
4.4 Summary
In this chapter, we have first analyzed the one Q-enhanced LC tank BPF theoret-
ically to provide some design guidelines. Based on these guidelines, we have then
designed and explained the building blocks of the one Q-enhanced LC BPF. Two
simulation cases have been presented to verify the proposed BPF’s DR performance









































































































































































































































































































































































































































































































































































































































































































































































































































































































































PROTOTYPE DESIGN AND MEASUREMENT
RESULTS
In order to verify the linearity-enhancement techniques illustrated in previous chap-
ters, a simplified one Q-enhanced LC tank BPF is fabricated. The circuit implemen-
tations in the prototype design are described in Section 5.1. The measurement results
are presented in Section 5.2.
5.1 Prototype design
To increase the chance of first run success and demonstrate the most important re-
search results, a simplified one Q-enhanced LC tank BPF is implemented and fabri-
cated. The tape-out BPF design is explained as follows.
To enhance the Q and save some area, the LC tank inductor is implemented as an
octagonal, differential structure, with top metal only inductor without center ground
shield. The center neutral point of the inductor is tied to the power supply (VDD).
The layout of tank L is shown in Figure 55.
The LC tank capacitor is implemented by a parallel combination of two poly-poly
capacitors with their top and bottom plates flipped as shown in Figure 56. In this
way, the total capacitances at each terminal are balanced. In order to achieve the best
matching of these two capacitors, each capacitor has been equally divided into 8 unit
square elements, which are connected in the way shown in Figure 56 using common-
centroid and high-dispersion techniques. All the top plates are used for wiring to
reduce the interconnection losses hence to improve the Q. As shown in Figure 57, the




















Figure 55: Layout of tank L.
of each unit element. To reduce the coupling with the other part of the circuit, all the
capacitors are put on top of two n-WELLs that are biased at VDD. All the dummy
capacitors are also tied to VDD to reduce their capacitive coupling with the tank C.
The tunable PDP illustrated in Section 4.2.1 is used for the input OTA with layout
shown in Figure 58. The layout for the 2× PDP cell shown in the red box in Figure 58
is zoomed in as shown Figure 59. The poly-resistor and poly-capacitor are used for
the DC biasing and block part. Constant-gm biasing circuitry is not included in the
prototype design in order to reduce the complexity. A 50 Ω poly-resistor is used for
input matching. The tunable negative resistance design presented in Section 4.2.2 is
used for the loss compensation with layout shown in Figure 60. The layout for the
1× negative resistance cell shown in the red box in Figure 60 is zoomed in as shown
in Figure 61. The output buffer used is the one explained in Section 4.2.3.
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Figure 61: A layout zoom-in for the 1× PDP cell.
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chip microphotograph is shown in Figure 62. It measures about 1.21mm× 1.45mm.
A Leadless Lead-frame type Package (LLP) with 28 pins from NSC is picked for its
excellent frequency capability, thermal performance, and small footprint. Figure 63
shows the bonding diagram used for this design. The packaged chip is then put on
an ad-hoc designed printed circuit board (PCB) with some rework tool followed by
an 8-step reflow. Off-chip baluns are used for single-ended to differential-ended signal
conversions. These baluns and PCB traces introduce some loss that has been de-
embedded in the following measurements. Once the measurements are done, some
k-shell and perl scripts are used to read out the data through HPIB interface. The
measured data are then plotted out. These scripts can also be used for measurement
automation.
The schematic for PCB assembly is shown in Figure 64. The bill of material
























Figure 63: Bonding diagraph for LLP-28 package request.
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Figure 64: PCB schematic.
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Table 10: Bill of material for PCB
Quantity Part Number Comments
1 RHM100KCCT-ND
(Digi-Key)
100 KΩ resistors for biasing voltage setting
2 RHM49.9KCCT-ND
(Digi-Key)
















100 nF ceramic capacitors for power by-
passing
10 J502-ND (Digi-Key) SMA-50 edge-mounted connectors for RF
signal I/O
10 Anaren 3A425 Xingler Balun for diff-end and single-
ended signal conversions
12 J147-ND (Digi-Key) Banana Jacks for DC power supplies
3 360-1012-ND (Digi-
Key)
SPDT toggle switches for digital control
5.2 Measurement results
The frequency response is measured by a synchronized tracking generator and spec-
trum analyzer. The measured frequency response is shown in Figure 65. It peaks
around 844.9 MHz with a filter Q of about 16.7 (for which we call low-Q case) and
the 3 dB BW of about 50.6 MHz. The insertion loss is measured to be 4 dB after
deducting the losses from other parts such as off-chip baluns, PCB trances etc with
a through de-embedding structure.
Since the noise floor of the spectrum analyzer used is about -141 dBm/Hz (well
above the filter’s noise floor), a pre-amp with 24 dBm gain is used in order to measure
the filter’s output noise PSD. 0dB attenuation in spectrum analyzer is used to avoid









 Figure 66: Measured output noise PSD with pre-Amp (low-Q case).
is also measured and de-embedded using simple gain method. The PSD without pre-
amp de-embedding is shown in Figure 66. It basically follows the filter shape as we
expect.
For linearity, the 1dB compression point is measured through one-tone test at
center frequency. An RF signal generator is used to generate the fixed peaking cen-
ter frequency input signal with varied amplitude and the output is monitored by the
spectrum analyzer. The 1dB compression point is the input amplitude where the out-
put gain drops by 1 dB. The off-chip balun’s linearity is measured via a through test
structure and it is verified that the distortion from balun at the above measurement
data points is negligible. The measured data are plotted in Figure 67. And P1dB is

























 Figure 68: Measured two-tone test spectrum (low-Q case).
Figure 68 shows the two-tone test measured spectrum. With two frequencies at
840 and 850MHz, IIP3 is extrapolated to be +16 dBm shown in Figure 69. Note the
extrapolations for both P1dB and IIP3 are done with all the loss up to the filter chip
input and output ports de-embedded. Also, care is taken in adjusting the attenuation
levels of spectrum analyzer in order not to saturate the internal mixer.
By switching more negative resistance, a filter Q of about 70.5 (for which we call
high-Q case) peaking at 845.6 MHz can be obtained. The P1dB and IIP3 points
can be extrapolated from the measured one-tone and two-tone test data shown in
Figure 70 and Figure 71 respectively.
The measurement results for both low-Q case and high-Q case are summarized in







































































Figure 71: IIP3 measurement results (high-Q case).
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Table 11: Measured performance
Process NSC 0.18 µm CMOS9 2P5M
Supply Voltage 1.8 V
Area 1.75 mm2
Center Frequency 844.9 MHz 845.6 MHz
BW/f−3dB/f+3dB 50.6 MHz/25.3 MHz/25.3 MHz 12 MHz/6 MHz/6 MHz
Filter Q 16.7 (low-Q case) 70.5 (high-Q case)
Insertion Loss 4 dB -5.67 dB
Max. Output Noise PSD -157 dBm/Hz -147 dBm/Hz
Total in-band Noise -84 dBm a -74 dBm b
P1dB +4 dBm -9.5 dBm
IIP3 +16 dBm +7 dBm
P1dB DR 88 dB 65 dB
SFDR c 71 dB 57 dB
Supply Current 56.7 mA 60.4 mA
Inductor Q ∼1 at center frequency
abased on Max. Pno PSD and 20MHz BW
bbased on Max. Pno PSD and 20MHz BW
cover 20MHz BW
5.3 Summary
In this chapter, we have first presented the prototype design for the one Q-enhanced
LC tank BPF with layout, packaging request, and PCB design information. DC,
frequency response, noise, one tone test, and two tone test measurement results are
then presented for the tape-out BPF.
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Agilent 8563E Scalar spectrum display (30 Hz - 26.5 GHz)
RF Tracking Genera-
tor (×1)
HP 85640A Frequency sweeping (300 KHz - 2.9 GHz,






DC block for DC coupled only Spectrum
Analyzer and Track Generator 5501A: 7
KHz to >26 GHz, 0.22 uF with 10 ps rise-
time 5508: 0.7 KHz to >26 GHz, 2.2 µF
with 8 ps risetime
LNA/Pre-Amp (×1) HP 87405A 10 - 3000 MHz, 24 dB gain, NF of 6.5, +13
dBm max input for noise measurement
Power Supply (×3) HP E3631A DC power supply (6 V with upto 5 A cur-
rent output)
Multimeter (×3) HP 34401A Current monitoring (with resolution upto





One-tone and Two-tone test HP 8656B
Signal Generator: 0.1 - 990 MHz HP
8662A synthesized Signal Generator: 10
KHz - 1280 MHz
Hybrid (×1) Anaren 30054 Power Combining for two-tone test (0.5 -
1.0 GHz)
VNA (×1) HP 8510 s-parameter measurement




50 Ω load with SMA
connector
NA Input termination for noise measurement
and hybrid difference port termination for
two-tone test
Bias Tee HP 11612A Bias Network (45 MHz - 26.5 GHz, 40





A 845 MHz RF filter using one Q-enhanced LC tank is designed and fabricated with
NSC’s standard 0.18 µm digital epi–substrate CMOS technology. The measurement
results show that with filter Q of 17 at 845 MHz, the 1 dB compression point is +4
dBm, IIP3 to be +16 dBm with a peak noise floor of -154 dBm/Hz, and SFDR to be
71. With filter Q of 70 over 20 MHz BW, the 1 dB compression point is measured
to be -9.5 dBm, IIP3 is +7 dBm with a peak noise floor of -141 dBm/Hz, and SFDR
is 57 over 20 MHz BW. With a power supply of 1.8 V, it uses 56 mA for low-Q case
and 60 mA for high-Q case due to the low-Q (Q∼1) of inductor.
As a reference, the measurement results (Low-Q Case and High-Q Case) are com-
pared with those of other RF filters published recently. As we can see from Table 13,
the proposed RF filter achieves the highest DR so far even with an inductor Q∼1.
The DR can be even higher if inductor Q can be improved as DR is proportional
to Q2. The high DR achieved is attributed to the new PDP design and the idea of
maximizing the overdrive of the input OTA and negative resistance.
6.2 Future work
After the core RF filter using one Q-enhanced LC tank has been demonstrated to
work with an excellent DR, the future work could focus on the actual implementation
of the proposed RF filter on-chip. Specifically, the following needs to be done:
1. The constant-gm biasing circuitry needs to be demonstrated to ensure that the
















































































































































































































































































































































































































































































































2. The new proposed two-level inductor needs to be demonstrated to ensure the
wide frequency tuning capability of the BPF.
3. The new proposed wide-range tunable linear varactor needs to be demonstrated
to ensure good frequency tunability while maintaining good linearity.
4. The automatic tuning circuitry needs to be designed and demonstrated to be
able to tune the gain, center frequency, and filter Q within certain tolerance in
a certain amount of time.
6.3 Research contributions
The research contributions from this work are listed below:
1. A new simple pseudo-differential pair (PDP) for input gm stage design. It is
the fastest high-linearity, low-distortion, wide-range, and constant–gm design
reported to date. This has been applied in the final filter tap-out and proven
experimentally.
2. A new tunable discrete inductor (TDL) design to achieve two-level inductance
with the same real estate that can be used to expand the filtering frequency
range. This has been verified experimentally.
3. A new tunable discrete capacitor (TDC) design to achieve high linearity over
wide terminal voltage swing range. This has been verified through simulation.
4. The design of a Q-enhanced LC filter in a new systematic way to achieve syn-
chronized gain, center frequency, and filter Q tuning capability. This has been
verified through simulation.
The fabricated 900 MHz filter, with NSC’s standard 0.18 µm digital epi–substrate
CMOS technology, achieves the highest DR so far even with an inductor Q of just
102
around 1 compared with a typical value > 8 in the previous published work. Two
ISCAS papers [31][32] have been generated directly from this work.
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